We present a multi-Si nanoridge fabrication scheme and its application in nanoimprint lithography (NIL). Triple Si nanoridges approximately 120 nm high and 40 nm wide separated by 40 nm spacing are fabricated and successfully applied as a stamp in nanoimprint lithography. The fabrication scheme, using a full-wet etching procedure in combination with repeated edge lithography, consists of hot H 3 PO 4 acid SiN x retraction etching, 20% KOH Si etching, 50% HF SiN x retraction etching and LOCal Oxidation of Silicon (LOCOS). Si nanoridges with smooth vertical sidewalls are fabricated by using Si 110 substrates and KOH etching. The presented technology utilizes a conventional photolithography technique, and the fabrication of multi-Si nanoridges on a full wafer scale has been demonstrated.
Introduction
Beam writing techniques, such as electron beam lithography (EBL) and focused ion beam lithography (FIB), have become the conventional and standard means of nanofabrication. To reduce the high cost and low throughput of nanofabrication using beam writing techniques, the fabrication of nano-structures employing unconventional methods has been an attractive research topic in nanotechnology [1] . Researchers have explored the possibilities of integration of micro-machining technologies, for example conventional photolithography, chemical vapor deposition of materials and micro-machining etching methods, into nanofabrication. Amongst all the unconventional methods, edge lithography is widely used and has proven to be a competent means of nanofabrication in combination with micro-machining technologies [2] . In edge lithography, the edges of the original pattern become the features of the final pattern.
Developed in a similar way to edge lithography, the spacer patterning technique (SPT) generally comprises: (1) sacrificial structures with vertical sidewalls patterned by photolithography and directional etching; (2) conformal deposition of another layer; (3) maskless directional etching of this layer; and (4) final selective etching of the sacrificial layer [3] .
Several publications have demonstrated the fabrication of spacer-like structures employing similar working principles to SPT. Choi et al demonstrated the fabrication of nanoscale phosphosilicate glass (PSG) complementary metal oxide semiconductor (CMOS) by conformal deposition of PSG over an SiGe block pattern defined by photolithography, reactive ion etching of this PSG and removal of the SiGe sacrificial pattern [4] . Degroote used a SPT in combination with resist based patterning to define a Si-fin with a critical dimension below 20 nm [5] . Based on SPT, multi-SPT was developed by repeating a series of conformal deposition and anisotropic etching steps; it was shown to have potential in nanoelectronics applications [6, 7] .
The multi-spacer patterns can also be created by a so-called planar edge defined alternate layer (PEDAL) process [8, 9] . The PEDAL process consists of: (1) fabrication of trench-like structures with vertical sidewalls; (2) alternating deposition of materials upon the trench-like structure, e.g. silicon nitride and polysilicon; (3) substrate planarization by a spin-coated polymer; (4) etch-back of the polymer, silicon nitride and polysilicon by RIE etching; and finally (5) selective polysilicon etching to obtain spacers made of silicon nitride. Hussain et al employed a similar process flow to fabricate a template with Si nanowires for nanoimprint applications [10] . Generally, the critical dimensions of the spacers fabricated by either SPT or PEDAL are defined by the conformal layer deposition. The initial pattern with vertical sidewalls determines the verticality of the spacers. Both smoothness of the initial pattern sidewalls and selective dry etching influence the smoothness and the shape of the spacer sidewalls. In a previous publication, we introduced a related but different technique-the fabrication of monocrystalline Si nanoridges by using a full-wet etch procedure including local oxidation of silicon (LOCOS) and an adapted edge lithography technique on top of conventional photolithography [2] . Here, we present the fabrication of multi-monocrystalline Si nanoridges using repeated edge lithography, which consists of sequentially performed SiN x retraction etching in hot H 3 PO 4 acid, Si etching in KOH, SiN x retraction etching in 50% HF and LOCOS.
Fabrication
The fabrication scheme for multi-Si nanoridges is shown in figure 1 : (A) 100 mm, double side polished, p-type Si 110 substrates are used. The substrate is prepared with 200 nm low pressure vapor deposition (LPCVD) silicon-rich nitride (SiN x ) and 50 nm LPCVD tetraethylorthosilicate (TEOS) annealed in a furnace with a N 2 atmosphere at 1050
• C for 1 h. (B) The substrate is patterned by conventional photolithography using a resist mask (Olin 907-12) containing 4 µm gratings covering the whole wafer surface. The substrate is treated in UV/ozone for 300 s to increase the hydrophilicity of the photoresist to improve TEOS wet etching. Then the TEOS is patterned by buffered HF (NH 4 F:HF = 1:7) for 45 s. Since the SiN x surface shows hydrophilic behavior, like TEOS, about 10% over-etch is performed here to ensure complete pattern transfer. A dummy wafer with only a TEOS layer is used to test the etch rate. The completion of etching can be observed when the wafer surface turns from hydrophilic to hydrophobic. The etch rate of TEOS annealed at 1050
• C in buffered HF is approximately 80 nm min −1 . (C) After stripping the photoresist in 100% HNO 3 for 20 min, the SiN x is patterned in 85% H 3 PO 4 heated up to 180
• C (referred to as hot H 3 PO 4 acid in the remainder of the paper) using TEOS as the mask for 55 min. The completion of etching can be observed when water runs along the patterned surface, since 
Discussion

Substrate preparation and layer patterning
To illustrate the feasibility of the multi-Si nanoridge fabrication scheme, we chose to deposit 200 nm SiN x and then 50 nm TEOS. The 1050
• C annealing step is introduced to increase the etch selectivity of SiN x to TEOS in hot H 3 PO 4 acid from 1.4 (4.2 to 2.9 nm min −1 ) to 15 (3.9 to 0.29 nm min −1 ) [11] .
Therefore, 50 nm TEOS is sufficient for pattern transfer into 200 nm SiN x in 52 min. Normally 10% over-etch is performed to ensure complete etching. As shown in figure 2 , SiN x displays an isotropically etched profile after etching in hot H 3 PO 4 acid using TEOS as the mask. 
Si etching in 20% KOH at room temperature (step D, H, L)
In figure 2 , the vertical smooth Si sidewalls are achieved by 20% KOH etching of Si 110 substrate, which automatically stops etching at Si 111 planes. For the purpose of this fabrication scheme, 20% KOH is used instead of other standard wet chemicals for Si etching, which include OPD 4262, 5% tetramethylammonium hydroxide (TMAH) used at 70
• C and 25% KOH used at 75
• C. Table 1 lists the etch rates of 110 Si and selectivities between Si 111 and Si 110 planes in these wet chemicals. The etch rates of Si 110 in 5% TMAH used at 70
• C are too fast to be useful. Although the slow etch rate of OPD 4262 is favorable, the etch selectivity between the Si 111 and 110 planes makes the etching of Si 111 planes non-negligible while making Si nanoridges 100-200 nm deep and a few tens of nanometers wide. Therefore the use of OPD 4262 in this scheme can lead to reduced control of the lateral dimensions of multi-Si nanoridges, and consequently making the control of spacing dimension more difficult. Therefore, 20% KOH is selected, considering the relatively low etch rate on Si 110 planes and high selectivity between Si 111 and 110 planes [12] . Moreover, the effect of line edge roughness brought by the use of conventional photolithography is avoided by self-alignment to Si 111 planes in KOH etching [13] . To obtain a relatively even level of the Si surface surrounding the Si nanoridges, the first KOH etching shown in figure 2 is executed for 5 min while the following 20% KOH Si etching shown in figures 6 and 7 is performed for 10 min. It is estimated that the large difference in the trench aspect ratio is the reason for the difference in etching time. In figures 6 and 7, the trench aspect ratio (depth to width) is approximately 3:1 (120 nm:40 nm), while the trench aspect ratio is about 0.03:1 (120 nm:4000 nm) in figure 2. In this specific case, to obtain an even trench depth, etching the nano-sized opening takes roughly twice as long as the time needed for the 4 µm opening. This effect can be called KOH lag and closely resembles RIE lag [14] . At present, we assume the reason behind the KOH lag is the depletion of active species into deep and narrow trenches.
SiN x retraction etching using a 50% HF (step E, I, M)
After Si patterning in 20% KOH and RCA-2 cleaning, SiN x is etched in both lateral and vertical directions using 50% HF for 25 min to receive an approximately 40 nm opening on the Si surface, as shown in figure 3 . As the Si edge is exposed to the etchant, 50% HF is used instead of hot H 3 PO 4 to avoid Si surface attack [2] . 
LOCOS (step F, J, N)
The LOCOS step is executed to form a thermal SiO 2 layer on the fabricated Si edges to protect them from being deteriorated in the following hot H 3 PO 4 acid SiN x retraction etching and 20% KOH Si etching steps. Except for the purpose of serving as the protective layer, this SiO 2 layer influences the dimensions of the fabricated Si ridges and spacing between them. Since Si is consumed during oxidation, the LOCOS step leads to shrinkage in Si nanoridge height and width and widening of the spacing. Therefore we tried decreasing the oxidation time to minimize the influence of LOCOS. A thickness of 2 nm SiO 2 proved to be sufficient to withstand 20% KOH etching Si 110 for 400 nm at room temperature [12] . Figure 11 shows a Si ridge with a cleavage at the side. In this case, the protective SiO 2 was obtained by 5 min LOCOS (about 10 nm SiO 2 obtained), which proved to be insufficient due to the non-uniform SiO 2 thickness at shaped Si surfaces as discussed by Marcus et al [15] . The drawings shown in figure 12 illustrate the shaped Si surface after LOCOS for 5 min followed by etching in hot H 3 PO 4 acid for 15 min [16] . Since the SiO 2 at the top corner is thinner, it can first be etched away during SiN x retraction etching in hot H 3 PO 4 acid. The cleavage is then made during the next 20% KOH Si etching step as a result of opening at the protective SiO 2 layer. It is reported that the non-uniform SiO 2 thickness can be suppressed by: (1) increasing the oxidation temperature, (2) adding NH 3 gas during dry oxidation; or (3) decreasing the oxidation rate by inert gas addition [15, 17, 18] . All of these solutions are based on the fact that the oxide stress is reduced by viscous relaxation. Concerning this multi-Si nanoridge fabrication scheme, the LOCOS temperature cannot go beyond 1100
• C so as to keep the intrinsic characteristics of SiN x [19] . Besides improving the uniformity of oxide growth, the selectivity between the SiN x and SiO 2 layers might be increased as found by Vos [20] . The improvement of the SiO 2 growth or SiN x selectivity needs further investigation but this is beyond the scope of this paper.
The result of LOCOS inside a narrow trench after dry oxidation can be observed in figure 8 with the help of the illustration in figure 12 . Clearly, the thickness of the grown oxide layer depends on the position along the wall. At the convex and concave corners it is less than on the other positions as observed by Marcus [15] . Moreover, the thickness depends on the orientation of the underlying silicon surface [21] . Depletion of the oxidizing agent seems to be unlikely because both the narrow (40 nm) as well as the wide open trenches (4 µm) have an almost identical oxide layer at their surface. Further research is needed to fully understand the oxidation behavior in narrow high aspect ratio trenches.
SiN x retraction etching using hot H 3 PO 4 acid (steps G, K)
After LOCOS, hot H 3 PO 4 acid is used for SiN x retraction etching taking advantage of the selectivity between SiN x and SiO 2 (3.9 to 0.25 nm min −1 ). An opening of 20 nm on the Si surface is obtained by etching SiN x in hot H 3 PO 4 acid for 8 min, as shown in figure 5 . Because the SiN x etch rate is 3.9 nm min −1 , we should have observed 31 nm of retraction. However, SiN x is partly oxidized during the LOCOS [22] . Due to this oxide, we have a delay of approximately 2 min before SiN x starts etching. Finally, we find that the etching of SiN x in hot H 3 PO 4 acid plays an important role in influencing the uniformity of etching over the whole wafer. Therefore, a stirrer is used to maintain a uniform temperature within the heated acid.
The determination of multi-Si nanoridge dimensions
As can be concluded from the previous discussions, the height of the Si nanoridges is predominantly determined by 20% KOH Si etching while the width of each Si nanoridge and the opening between the Si nanoridges are largely determined by 50% HF SiN x retraction etching and hot H 3 PO 4 acid SiN x retraction etching, respectively. Moreover, the LOCOS step influences the dimensions of the multiSi nanoridges by reducing the width and height of the Si nanoridges and consequently widening the spacing between them. In other words, the width and height of the fabricated Si nanoridges are decreased in the subsequent fabrication steps due to the consumption of Si in LOCOS. Also the proposed multi-Si ridge nanofabrication scheme is performed with uniform results on a full 100 mm wafer scale. By knowing these factors, each Si nanoridge and spacing can be tuned according to specific requirements after calculation and careful experimental handling. Furthermore, the Si substrate is prepared with 200 nm SiN x and 50 nm TEOS to show the feasibility of our fabrication scheme. The substrate can be prepared with different SiN x layer thicknesses considering the dimensions and number of Si nanoridges required. Accordingly, the TEOS layer thickness can also be tuned as needed. Since the multi-Si nanoridge process steps can be well controlled, we assume that the fabrication of Si nanoridges down to 10 nm is attainable, as we have already demonstrated the successful wafer-scale fabrication of single Si nanoridges down to 10 nm by edge lithography in our previous publication [2] .
Application in nanoimprint lithography
The fabricated triple Si nanoridge sample, as shown in figures 9 and 10, is used in thermal nanoimprinting [23] . Before imprinting, the wafer template is cleaned in Piranha (H 2 SO 4 :H 2 O 2 = 3:1, around 100
• C) for 30 min, rinsed with deionized (DI) water and blown dry with N 2 . Then, a monolayer of 1H,1H,2H,2H-perfluorodecyltrichlorosilane is deposited from the gas phase under vacuum condition in a desiccator. This layer acts as the anti-adhesion layer on the mold to facilitate demolding. The imprint process is performed on a wafer coated with PMMA (MW 38 kDa, 4 wt% as to receive 200 nm layer thickness at 3000 rpm spin rate) using an Obducat thermal nanoimprint machine. The imprint is carried out at 180
• C and 40 bar for 10 min and the demold temperature is 90
• C. The imprint result is shown in figure 13 . We observed polymer filling problems inside Si narrow trenches of the imprint sample, as can be seen in the image. We did not try to solve the problem since polymer filling is a typical issue in thermal nanoimprinting and goes beyond the focus of this paper.
Conclusions
A multi-Si ridge nanofabrication scheme has been successfully used in producing multi-Si nanoridges. The use of 20% KOH and a Si 110 substrate promises to obtain smooth and vertical Si sidewalls, which automatically stops at the Si 111 planes. Different from spacer patterning technology, the incorporation of LOCOS improves the dimension and shape of the silicon ridges. Without relying on the resolution of beam writing technologies, the width of an individual Si nanoridge and spacing can be well controlled by SiN x retraction etching in 50% HF and hot H 3 PO 4 acid, respectively. We have demonstrated ridges 120 nm high, 40 nm wide and 40 nm apart but are confident of reaching sub-10 nm resolution without complicating the process scheme. We can fabricate these multi-Si nanoridges with uniform dimensions within the 100 mm wafer scale by using photolithography and the full-wet etching scheme. Multi-Si nanoridges with specific dimensions can be produced by modifying the fabrication parameters as required, such as the layer thickness of SiN x and TEOS, etching time of SiN x and Si and oxidation time.
